• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    Device (102) for adjusting the locking of an injection locking frequency multiplier (104), comprising: - a first input (116) configured to receive a first frequency signal f1, and a second input (114) configured for receiving a second frequency signal f2 output from the frequency multiplier; - a subsampler (112) of the second signal; - a control circuit (120) configured to: • receive a third signal corresponding to the second signal subsampled by the first signal, then • determine that the frequency multiplier is locked on a multiple of the frequency f1 when the third signal is continuous and that it is not locked on such a multiple when the third signal varies over time, then • deliver a signal whose value is representative of the locking or not of the frequency multiplier.
    公开号:FR3086131A1
    申请号:FR1858325
    申请日:2018-09-14
    公开日:2020-03-20
    发明作者:Clement Jany；Jose-Luis GONZALEZ JIMENEZ；Frederic Hameau；Alexandre Siligaris
    申请人:Commissariat a lEnergie Atomique CEA；Commissariat a lEnergie Atomique et aux Energies Alternatives CEA；
    IPC主号:
    专利说明:

    DEVICE FOR ADJUSTING THE LOCKING OF AN INJECTION LOCKED FREQUENCY MULTIPLIER
    DESCRIPTION
    TECHNICAL AREA AND PRIOR ART
    The technical field of the invention is that of injection locking frequency multipliers, used for example for the transmission and / or reception of signals, for example in the radio frequency (RF) field. The invention applies in particular to systems for transmitting and / or receiving signals in which frequency synthesis is carried out.
    An injection-locked oscillator, or ILO for "Injection-Locked Oscillator", is an oscillator which, in the absence of an injection signal applied as input, generates at its output a signal at its own oscillation frequency, called frequency d self-oscillation, which depends in particular on the value of a control signal, called Vtune, applied to a control input of the ILO. When an injection signal is applied at the input of the ILO and this signal satisfies certain conditions such as for example having a frequency of value close to that of the self-oscillation frequency and a sufficient amplitude level, l 'ILO locks on the frequency of the injection signal, or a multiple of this frequency so that its oscillation frequency is dependent on the frequency on which the ILO is locked. The OLI copies the phase properties of the injection signal, in particular the phase noise.
    The use of such an ILO makes it possible to avoid the use of a phase locked loop, or PLL for “Phase-Locked Loop”, to generate a signal stabilized in frequency. In addition, the ILO can be used to form an injection-locked frequency multiplier, in this case called ILFM (Injection-Locked Frequency Multiplier), or an injection-locked frequency divider, in this case called ILFD (Injection -Locked Frequency Divider).
    The document "A programmable Frequency Multiplier-by-29 Architecture for Millimeter Wave Applications" by C. Jany et al., IEEE Journal of Solid
    State Circuits, n ° 99, pp. 1-11, July 2015, describes a frequency synthesis device which, to generate a high frequency signal, performs a multiplication between a lower frequency signal and a complex periodic signal centered at higher frequency, then realizes, from the result of this frequency multiplication, frequency recovery to obtain the desired high frequency signal. Frequency recovery is for example carried out by an ILO.
    The injection locking performed depends in particular on the characteristics of the injection signal applied at the input of the ILO which forces the value of the frequency at which the ILO oscillates. The injection signal must check certain conditions to guarantee the locking of the ILO, in particular different power levels depending on the difference between the frequency of the injection signal and the self-oscillation frequency of the ILO. For a given power level of the injection signal, it is possible to define the locking range of the ILO as being the frequency range of the injection signal (or of one of its multiples or dividers in the case of ILFM or ILFD, respectively) which is around the self-oscillation frequency value of the ILO and for which injection locking is obtained.
    Variations in certain characteristics of the ILO can however modify the value of the self-oscillation frequency of the ILO compared to its nominal value, and in this case shift the locking range from the nominal frequency of the signal. injection. In order to guarantee injection locking of the ILO at the desired frequency, various adjustment techniques can be used to modify the self-oscillation frequency and to center the locking range on the nominal frequency of the injection signal. These techniques require determining whether the ILO is properly locked or not on the injection signal which is applied to it as input. Several solutions exist for this.
    It is for example possible to extract with a “mixer”, or mixer, the difference between the frequency of the injection signal, or a multiple or a divisor of this frequency, and the self-oscillation frequency of the ILO . This information can then be used to adjust the self-oscillation frequency of the ILO and thus reduce this difference to zero (in the best case) or to a value ensuring at least that the injection signal is within the range locking the ILO. Such a solution is for example described in the document "A Sub-Harmonic Injection-Locked Quadrature Frequency Synthesizer with Frequency Calibration Scheme for Millimeter-Wave TDD Transceivers" by W. Deng et al., IEEE J. Solid-State Circuits, vol. 48 n ° 7, pp. 1710-1720, July 2013. It is also possible to use an envelope detector to extract information relating to the difference between the frequency of the injection signal, or a multiple or a divisor of this frequency, and the frequency self-oscillation of the ILO. The documents A Mixed-Mode Injection Frequency-Locked Loop for Self-Calibration of Injection Locking Range and Phase Noise in 0.13pm CMOS by Dongseok Shin et al., ISSCC 2016, pp. 50-51, and A Low-Integrated-Phase-Noise 27-30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-WaveBand 5G Transceivers by Seyeon Yoo, et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 53, NO. 2, February 2018, describe such a technique.
    Whether the difference between the frequency of the injection signal, or a multiple or a divisor of this frequency, and the self-oscillation frequency of the ILO is obtained using a mixer or an envelope detector, these two devices operate at high frequency, that is to say at the frequency of the output signal of the ILO which is, for example, part of the mmW band, or millimeter wave frequency band. However, this implies a high power consumption of these devices. In addition, such techniques are not suitable in the case of ILFMs when the frequency multiplication factor between that of the injection signal and that of the output signal of the ILO is large, for example greater than 3.
    Another technique for locking the ILO by minimizing the frequency error between the ILO and the injection signal applied at the input consists in slaving the ILO in a PLL type loop comprising a phase comparator (“ Phase Frequency Detector ", or PFD) or a frequency comparator (" Frequency Detector, FD). This solution however poses the same problem as that encountered with a mixer or an envelope detector operating at high frequency, namely a high energy consumption.
    Another technique consists in managing the delay within an ILO produced in the form of a ring oscillator, for example with delay cells. However, this technique does not work for high frequency applications.
    STATEMENT OF THE INVENTION
    An object of the present invention is to provide a device for adjusting the locking of an injection-locking frequency multiplier which does not have the drawbacks of the prior art described above, that is to say which consumes little energy. energy, usable for high frequency signals and when the frequency multiplication factor is important.
    For this, the present invention provides an adjustment device configured to adjust the locking of a frequency multiplier with injection locking, comprising at least:
    a first input configured to receive a first frequency signal f 1 intended to be applied at the input of the injection-locked frequency multiplier, and a second input configured to receive a second frequency signal f 2 intended to be output at the output of the multiplier injection-locked frequency;
    - a sub-sampler configured to perform a sub-sampling of the second signal by the first signal;
    - a control circuit configured for:
    • receive as input a third signal obtained at the output of the sub-sampler and corresponding to the second signal sub-sampled by the first signal, then • determine that the frequency multiplier with locking by injection is locked on a frequency equal to a multiple of the frequency fl when the third signal is continuous and the injection-locked frequency multiplier is not locked on a frequency equal to a multiple of the frequency fl when the third signal varies over time, then • output a fourth signal whose value is representative of the locking or not of the injection-locked frequency multiplier on a frequency corresponding to a multiple of the frequency fl.
    This device offers an alternative solution simplifying the generation of a signal (the fourth signal) containing information on the difference in frequency between the input and the output of the frequency multiplier, via a treatment consuming little energy. This device does not in particular use a frequency divider operating at high frequency which is a significant source of energy consumption.
    This device is moreover well adapted to operate with a frequency multiplier applying a large multiplication factor between the frequency of the input signal and that of the output signal, for example greater than 3, thanks to the sub-sampling carried out.
    This device can advantageously be part of a frequency synthesis device with low consumption and low phase noise.
    Before the locking of the frequency multiplier is set, the value of the frequency f2 may be close to or equal to that of a multiple of the frequency fl.
    A signal is said to be “continuous” when the value of its amplitude is substantially constant over time, that is to say independent of time.
    A signal is said to "vary over time" when the value of its amplitude changes over time, that is to say is not substantially constant over time.
    For example, the control circuit can be configured to determine that the injection-locked frequency multiplier is not locked to a frequency corresponding to a multiple of the frequency f1 when the third signal is periodic. A signal is said to be “periodic” if the variations in its amplitude are reproduced regularly after a constant period T.
    In the frequency domain, the power of a “continuous” signal is found only at the zero frequency, that is to say that only the DC component, or DC, has a non-zero power. A signal said to be "varying in time" or "periodic" includes power at frequencies other than the zero frequency. This difference in power distribution between a continuous signal and a time-varying signal can therefore be used to determine whether the injection-locked frequency multiplier is locked or not on a frequency corresponding to a multiple of the frequency f1.
    The fact that the value of the fourth signal is representative of the locking or not of the injection-locked frequency multiplier on a frequency corresponding to a multiple of the frequency fl means that it is possible to determine, from this value, whether the injection-locked frequency multiplier is locked or not on a frequency corresponding to a multiple of the frequency fl.
    For example, the control circuit can be configured to output a fourth signal whose amplitude has a first value when the injection-locked frequency multiplier is locked on a frequency corresponding to a multiple of the frequency f1, and a a second value, different from the first value, when the injection-locked frequency multiplier is not locked on a frequency corresponding to a multiple of the frequency f1. The fourth signal may in this case correspond to a signal providing information on the state of locking or not of the frequency multiplier on a frequency corresponding to a multiple of the frequency f1. Thus, the adjustment device can serve as an analysis device, or an information device, for locking an injection-locked frequency multiplier.
    Alternatively, the fourth signal can be used within a feedback loop to serve as a feedback signal and cause the frequency multiplier to lock to a multiple of the frequency f1. In this case, the information that the injection-locked frequency multiplier is locked on a frequency corresponding to a multiple of the frequency f1 can be deduced from the fact that the value of the amplitude of the fourth signal remains stable over time, and the information that the injection-locked frequency multiplier is not locked to a frequency corresponding to a multiple of the frequency f1 can be deduced from the fact that the value of the amplitude of the fourth signal is not constant in time, indicating that the adjustment device is still in an iterative adjustment phase for locking the frequency multiplier.
    Advantageously, the output of the control circuit can be configured to be connected to a control input of the injection-locked frequency multiplier, the device being able in this case to be configured to form a feedback loop allowing the multiplier to be locked. injection-locked frequency on a frequency corresponding to a multiple of the frequency fl. The output signal from the control circuit can in particular be used to modify the self-oscillation frequency of the frequency multiplier.
    The control circuit may include an integrator filter configured to perform high-pass or band-pass filtering of the third signal, the injection-locked frequency multiplier being able to be considered to be locked on a frequency corresponding to a multiple of the frequency fl when the signal obtained by this high-pass or band-pass filtering is substantially zero. The value of the low cut-off frequency of the integrating filter may depend on a characteristic of the injection signal received by the integrating filter (i.e. the third signal), for example on the phase noise of the signal. injection. By way of example, the low cut-off frequency of the integrating filter can correspond to the “offset” frequency below which the phase noise of the injection signal is mainly (for example at least 50%) contained. For example, for an injection signal in which at least 66% of the phase noise is contained in a frequency range called “offset” up to an “offset” frequency equal to approximately 100 kHz, the cut-off frequency bass of the integrator filter can be approximately 100 kHz.
    The integrator filter can be configured to perform a passband filtering of the third signal with a high cutoff frequency equal to approximately (fl) / 2.
    The control circuit may further comprise a comparator configured to compare an output signal of the integrating filter with a threshold value, and a control system configured to modify or not modify at least one parameter of the frequency multiplier with locking by injection as a function of 'a value of a comparator output signal.
    The invention also relates to a frequency multiplication device, comprising at least:
    - an injection-locked frequency multiplier;
    - an adjustment device as defined above, the second input of which is coupled to an output of the frequency multiplier with injection locking.
    The device for adjusting the locking of the injection-locking frequency multiplier can be advantageously used when the multiplication factor of the injection-locked frequency multiplier is large, for example when the value of the ratio f2 / f 1 is between approximately 20 and 35, or between about 10 and 35.
    An injection locking frequency multiplier injection input can be configured to receive the first signal.
    The injection-locked frequency multiplier may include at least one injection-locked oscillator, ILO.
    In a first embodiment, the ILO can alone perform the frequency multiplication function of the injection-locked frequency multiplier, and thus alone form an ILFM. In this case, an ILO injection input can be configured to receive the first signal.
    In a second embodiment, the injection-locked frequency multiplier may further comprise a train of train of repeated oscillations periodically configured to receive as input the first signal and to generate as output a fifth signal corresponding to a train of oscillations of frequency substantially equal to N.fl, of duration less than Tl = 1 / fl and repeated periodically at frequency fl, with N integer greater than 1, and the output of which is coupled to the input of the ILO.
    In addition, the device can be such that:
    - an ILO control input is coupled to the output of the control circuit;
    the control circuit is configured to modify the value of the fourth signal until the injection-locked frequency multiplier is locked on a frequency corresponding to a multiple of the frequency f1.
    In this case, the adjustment device forms a feedback loop in which the injection-locked frequency multiplier is located.
    The invention also relates to a method for adjusting the locking of an injection locking frequency multiplier, comprising at least:
    - generation, by the injection-locked frequency multiplier and from a first frequency signal f1, of a second frequency signal f2;
    - generation of a third signal corresponding to the second signal sub-sampled by the first signal;
    - determination that the injection-locked frequency multiplier is locked on a frequency equal to a multiple of the frequency fl when the third signal is continuous and that the injection-locked frequency multiplier is not locked on a frequency equal to a multiple of the frequency f1 when the third signal varies over time;
    generation of a fourth signal whose value is representative of the locking or not of the injection-locking frequency multiplier on a frequency corresponding to a multiple of the frequency f1.
    BRIEF DESCRIPTION OF THE DRAWINGS
    The present invention will be better understood on reading the description of exemplary embodiments given purely by way of indication and in no way limiting, with reference to the appended drawings in which:
    - Figure 1 shows a frequency multiplier device comprising a device for adjusting the locking by injection of a frequency multiplier, according to a first embodiment;
    FIG. 2 represents the signals obtained in the frequency multiplication device according to the first embodiment when the injection-locked frequency multiplier is locked to a multiple of the frequency of the injection signal which is applied to it as an input;
    FIG. 3 represents the signals obtained in the frequency multiplication device according to the first embodiment when the injection-locked frequency multiplier is not locked on a multiple of the frequency of the injection signal applied to it entrance ;
    - Figures 4 and 5 show the spectra of signals obtained in a frequency multiplication device comprising a locking adjustment device by injection of a frequency multiplier;
    - Figure 6 shows an exemplary embodiment of a control circuit of a device for adjusting the locking by injection of a frequency multiplier;
    FIG. 7 represents the phase noise of the injection signal received by an integrating filter of a control circuit of a device for adjusting the locking by injection of a frequency multiplier;
    - Figure 8 shows a frequency multiplication device comprising a locking adjustment device by injection of a frequency multiplier, according to a second embodiment.
    Identical, similar or equivalent parts of the different figures described below have the same reference numerals so as to facilitate the passage from one figure to another.
    The different parts shown in the figures are not necessarily shown on a uniform scale, to make the figures more readable.
    The different possibilities (variants and embodiments) must be understood as not being mutually exclusive and can be combined with one another.
    DETAILED PRESENTATION OF PARTICULAR EMBODIMENTS
    First of all, reference is made to FIG. 1 which schematically represents a device 100 for frequency multiplication comprising a device 102 for adjusting the locking by injection of a frequency multiplier for device 100, according to a first embodiment.
    In this first embodiment, the injection-locked frequency multiplier of the device 100 corresponds to an injection-locked oscillator, or ILO, 104. This ILO 104 corresponds to an ILFM.
    An input 106 of the device 100 is connected to an injection input of the ILO 104. A first signal SI of frequency f1 is applied to this input 106. The first signal SI corresponds for example to a sinusoidal signal or a square signal. This frequency f 1 corresponds to the frequency intended to be multiplied by the device 100.
    An output 108 of the device 100 corresponds to the output of the ILO 104. A second signal S2 of frequency f2 = N.fl is intended to be obtained on this output 108, with N integer greater than 1 when the ILO 104 is correctly locked on this frequency. When the ILO 104 is not correctly locked on this frequency which corresponds to a multiple of the frequency f1, the signal obtained at the output of the ILO 104 can have a complex spectrum, centered around its self-oscillation frequency , or can have a single spectrum composed only of its own self-oscillation frequency which does not correspond to a multiple of fl.
    The ILO 104 also includes a control input 110 to which a control signal V tun e is applied to modify its self-oscillation frequency.
    The first signal SI corresponds to the injection signal and the ILO 104 is intended to be locked on a frequency of value equal to a multiple of the frequency f1. This first signal SI is for example generated by a quartz generator or else by a PLL, not shown in FIG. 1.
    In the absence of an injection signal, the ILO 104 outputs a sinusoidal oscillation signal called "free" and whose frequency is equal to its self-oscillation frequency f to to_osc_i04 whose value depends on the value of the control signal V tun e applied to its control input 110. When the value of the control signal V tun e is correctly chosen, the value of the frequency f at to_osc_i04 is of the same order of magnitude as that of the frequency f2 desired ( f to to_osc_i04 ~ f2). When the ILO 104 receives on its injection input the first signal SI, it should ideally lock on the frequency corresponding to the multiple of the frequency fl which is closest to the frequency f at to_osc_i04- However, an adjustment, or adjustment of the value of the control signal V tun e is almost always necessary to obtain this locking. This adjustment of the value of the control signal is carried out by the device 102 for adjusting the injection locking of the ILO 104.
    The device 102 comprises a subsampler 112 configured to perform a subsampling of the signal S2, which is applied to an input 114 of the device 102, at the frequency f1 of the signal SI, which is applied to another input 116 of the device 102 The sub-sampler 112 delivers on an output 118 a signal S3 corresponding to the signal S2 sub-sampled by the signal S1 of frequency fl.
    The device 102 also includes a control circuit 120 receiving as input the signal S3 from which it determines whether the ILO 104 is locked or not on a multiple of the frequency f1.
    Indeed, when the ILO 104 is locked on a multiple of the frequency fl, the frequency f2 of the signal S2 then corresponds to this multiple of the frequency fl of the signal SI. The signal S3 obtained on the output 118 of the sub-sampler 112 corresponds in this case to a continuous signal. FIG. 2 represents examples of signals SI, S2 and S3 obtained in such a configuration.
    On the other hand, when the ILO 104 is not locked on a multiple of the frequency fl, the frequency f2 of the signal S2 does not correspond to a multiple of the frequency fl of the signal SI. The signal S3 obtained on the output 118 of the sub-sampler 112 corresponds in this case to a signal which varies over time. The signal S3 can correspond to a periodic signal whose main frequency corresponds to the difference between f at to_osc_i04 and the nearest multiple of fl to f at to_osc_i04, or can correspond to a signal varying in time with a significant spectral content at beyond the zero frequency. FIG. 3 represents examples of signals SI, S2 and S3 obtained in such a configuration.
    Thus, the control circuit 120 determines, from the continuous or time-varying nature of the signal S3, whether the ILO 104 is locked or not to a multiple of the frequency f1 and outputs a fourth signal S4 whose value is representative of whether or not ILO 104 is locked on this multiple of the frequency fl.
    FIG. 4 represents the spectra of signals SI and S2 obtained in the device 100. As can be seen on the spectrum referenced a) in FIG. 4, the signal SI comprises a main line (of greater amplitude) at the frequency f1 ( fundamental frequency). When the signal SI corresponds to a sinusoidal signal, this main line is the only one in all the spectrum of the signal SI. When the signal SI corresponds to a square signal, its spectrum also includes other lines which correspond to the harmonics found at the odd multiple frequencies of fl (lines represented by dotted lines in FIG. 4).
    The spectrum referenced b) in FIG. 4 corresponds to that of the signal S2 when the ILO 104 is locked on a multiple A / of the frequency f1. The spectrum of this signal S2 corresponds to a Dirac function δ at the frequency f2 = N.fl, and has a single line at the frequency f2 (although not visible in FIG. 2, this spectrum is symmetrical with respect to the frequency null and therefore also includes a line at the frequency -f2). The spectrum of this signal S2 can be written by the following relation:
    52 (/) = A o ô (f - f 2 ~) + A o ô (f + / 2 ) = A o ô (f - N / J + A o ô (f + N / J
    The spectrum referenced c) corresponds to that of the signal S2 when the ILO 104 is not locked on the multiple A / of the frequency fl, and the spectrum referenced d) corresponds to an enlarged view around the frequency f2 of the spectrum referenced vs). This spectrum is formed by a multitude of lines, or peaks, around the self-oscillation frequency of the ILO 104 which is close to the frequency f2. This set of lines can be noted S NL (f), and the spectrum of the signal S2 can in this case be written by the following relation:
    111 1
    S2 (f) = s NL (f) f 2 ~) + -5 (/ + A)] = 2 s ^ (f - NA) + ^ s NL (f + NA)
    The spectrum of the signal obtained at the output of the sub-sampler 112 is formed by the frequency components of the signal applied at the input of the sub-sampler 112 which are repeated at multiples of the sampling frequency, i.e. corresponds to the convolution product of the spectrum of the input signal from the sub-sampler 112 with the Dirac functions δ which represent the sampling signal in the frequency domain. Thus, by calling S as input (f) the spectrum of the signal applied at the input of the sub-sampler 112, féch the sampling frequency and ci the Fourier coefficients of the sampling signal, with | ci | = | ci |, the spectrum of the signal S sou s_éch obtained at the output of the sub-sampler 112 can be written with the following relation:
    Sub-echXf) ~ $ entry (f) · Σ ^ ο c k s (f - kf ech ) + c_ t SU + kf ich ï =
    Co $ entry (.f) F ^ entry (f ~ féch) F Cl $ entry (f F féch) F ^ 2 ^ entry (f ~ ^ féch) + c -2 ^ entry ^ f + 2féch) + terms at frequencies higher
    If the bandwidth, that is to say the spectral width, of the input signal is greater than the sampling frequency féch, the spectral components of the signal obtained at the output of the sub-sampler 112 at frequencies ± fé C h and ± 2.féch overlap and produce aliasing (aliasing). On the other hand, if the bandwidth of the input signal is less than the defective sampling frequency, this aliasing effect does not occur. Indeed, if S in trée (f) 3 a narrow band centered around the frequency f2 with f2> féch, the folding phenomenon can be avoided if the bandwidth of S in trée (f) is sufficiently narrow. This technique is called subsampling because the sample rate féch is lower than the center frequency of the input signal. In the configuration described here, this condition is fulfilled since when the ILO 104 is locked on the frequency f2, the spectrum of the output signal of the ILO 104 comprises a single line centered at the frequency f2, and when the ILO 104 is not locked to frequency f2, the spectrum of the output signal from ILO 104 has a narrow band centered around frequency f2.
    When ILO 104 is locked on frequency f2, the signal spectrum
    S3 obtained at the output of the sub-sampler 112 can be written such that:
    = [A o ô (f - NA) + A o s (f + NA)] * Σ ^ ο c k S (f - kff) + c_ k S (f + fcA)] = c o2A o + CiAgSif - A ) + C-iAgSif + A) + terms at higher frequencies.
    In this case, at low frequencies (f "fl), the spectrum of signal S3 has only one continuous component, the other components of this spectrum being at frequencies corresponding to the multiple pairs of the frequency fl.
    When the ILO 104 is not locked on the frequency f2, the spectrum of the signal S3 obtained at the output of the sub-sampler 112 can be written such that:
    CO
    1 V = [ï S NL (f + ï S NL (f + NA)] * X CkW - MA + c_ k ô (f + kfj] k = 0
    1 = c oSniXD + c i 2 $ NL if ~ A) + c -i 2 $ NiXf + A) + terms at higher frequencies
    In this case, at low frequencies (f "fl), the spectrum of the signal S3 comprises the set of lines denoted S NL (f) being, in the signal S2, around the frequency f2 when the ILO 104 does not is not locked, and which is here centered around the zero frequency. This set is found at the multiple pairs of the frequency fl.
    FIG. 5 represents the spectra of signals SI and S3 in the device 100. The signal SI, the spectrum of which is referenced a), is similar to that of which the spectrum a) is represented in FIG. 4. The spectrum referenced b) on FIG. 5 corresponds to that of signal S3 when the ILO 104 is locked on a multiple N of the frequency f1. The spectrum referenced c) corresponds to that of the signal S3 when the ILO 104 is not locked on the multiple N of the frequency fl, and the spectrum referenced d) corresponds to an enlarged view around the frequency 0 of the spectrum c) .
    In the first embodiment described here, the device 102 is configured to form a feedback loop leading to the locking of the ILO 104 on a multiple of the frequency f1. For this, the output of the control circuit 120 on which the signal S4 is delivered is connected to the control input 110 of the ILO 104, and the control circuit 120 is configured to modify the value of the signal S4, which corresponds to the adjustment signal applied at the input of ILO 104, until the ILO 104 is locked on the value of the multiple of fl closest to f at to_osc_i04 Advantageously, the device 100 is used when the value of f2 / fl ratio sought is greater than 3 and for example between approximately 20 and 35. In fact, with such a multiplication factor, an ILO finds it difficult to lock onto the frequency fl of the injection signal which is applied to it as input. The device 102 proposed here makes it possible to obtain this locking of the ILO 104 even with such a frequency multiplication factor.
    By way of example, the ILO 104 can be produced as described in the document “A 50 GHz direct injection locked oscillator topology as low power frequency divider in 0.13 pm CMOS” by M. Tiebout, Solid-State Circuits Conference, 2003, ESSCIRC '03. Proceedings of the 29the European, pp. 73-76, 16-18 Sept. 2003.
    By way of example, the sub-sampler 112 may correspond to a circuit of the sampler-blocker type (“sample and hold” in English).
    To detect whether or not the ILO 104 is locked on a multiple of the frequency f1, the control circuit 120 can advantageously be based on the fact that in the event of not being locked, the spectrum of the signal S3 comprises energy at beyond the zero frequency. For this, the control circuit 120 can perform filtering to determine the energy contained in the signal beyond the frequency 0 Hz. This can be achieved with a high-pass filter, or more generally with a band-pass filter having a low cutoff frequency close to 0 Hz and a high cutoff frequency around fl / 2. The use of a high cutoff frequency makes it possible to prevent the terms of higher frequencies (higher than this high cutoff frequency) from impacting the determination of the energy of the signal S3 beyond the zero frequency. The low cut-off frequency is chosen to be low enough to cover a sufficiently large range of configurations in which the ILO 104 is not locked, even those very close to the locking conditions of the ILO 104.
    The control circuit 120 can be produced analogically and / or digitally. FIG. 6 schematically represents an exemplary embodiment of the control circuit 120.
    The control circuit 120 here comprises an integrating filter 126 receiving the signal S3 as input and calculating, from the signal S3, the amount of energy between its low and high cutoff frequencies (for example between 0 and fl / 2). If this amount of energy is zero, the ILO 104 is considered to be locked on a multiple of the frequency f1. Otherwise, the ILO 104 is considered not to be locked on a multiple of the frequency f1.
    The integrating filter 126 is for example configured to perform high-pass or band-pass filtering of the signal S3. When the integrating filter 126 performs a bandpass filtering of the signal S3, its high cut-off frequency is for example equal to (fl) / 2. When the integrator filter 126 performs band-pass or high-pass filtering of the signal S3, its low cut-off frequency may be equal to 0 or close to 0. As a variant, the value of the low cut-off frequency of the integrator filter 126 may depend on 'a characteristic of signal S3, for example of its phase noise. By way of example, this low cutoff frequency may correspond to the “offset” frequency below which the phase noise of the injection signal is mainly (at least 50%) contained. FIG. 7 represents the phase noise, in dBc / Hz, of a signal corresponding for example to the signal S3. In this example, the low cut-off frequency is chosen to be the “offset” frequency (f O ffset in FIG. 7) for which approximately 66% of the phase noise is contained in the frequency range going from 0 to f O ffset which is for example equal to about 100 kHz.
    In the embodiment of FIG. 6, the determination of whether or not the ILO 104 is locked on a multiple of the frequency f1 is for example carried out by a comparator 128 comprising a first input receiving the output signal of the integrating filter 126 , and a second input to which the threshold value to which the output signal of the integrating filter 126 is compared is applied (in FIG. 6, this second input is connected to ground).
    The output of comparator 128 is connected to the input of a control system 130 which determines whether a modification of the setting of ILO 104 is required. Such a modification can correspond to a shift in the self-oscillation frequency of the ILO 104 which can be achieved by modifying certain control parameters of the ILO 104 (for example the variable capacitance or inductance values of the ILO 104), or by modifying an internal bias voltage or the supply voltage of the ILO 104. For example, when the ILO 104 comprises a resonant circuit and a negative resistance circuit (for example an LC oscillator or an oscillator Colpitts) or relaxation oscillator using delays produced by RC circuits, it is possible to vary a variable capacity of the oscillator to adjust the self-oscillation frequency of the ILO 104. If the ILO 104 has a ring oscillator formed of asymmetrical or differential inverter circuits, the self-oscillation frequency of the ILO 104 can be modified by modifying the bias or supply voltage of the inverter circuits ant the ring oscillator.
    It is possible that the control system 130 implements a search algorithm in which the self-oscillation frequency of the ILO 104 is gradually modified in order to minimize the signal at the output of the integrating filter 126. Such an algorithm can be implemented numerically if the output of comparator 128 is used as a binary indicator of the locking of the ILO 104. This algorithm can also be implemented analogically by directly using the output of the integrating filter 126 and by using a relation connecting this output signal to the difference between the self-oscillation frequency and the desired frequency of the ILO 104.
    FIG. 8 which schematically represents a device 100 for frequency multiplication comprising a device 102 for adjusting the locking by injection of a frequency multiplier for the device 100, according to a second embodiment.
    In this second embodiment, the ILO 104 is part of a frequency multiplier 122 including a generator of signals of the oscillation train type repeated periodically, or TORP. This multiplier 122 makes it possible to carry out a frequency multiplication which is stabilized in frequency and in noise. The frequency multiplier 122 includes elements 124 generating a TORP signal. These elements 124 receive as input the periodic signal SI and generate a signal S5 corresponding to a train of oscillations of frequency substantially equal to N.fl, of duration less than Ti = 1 / fl and repeated periodically at the frequency fl, with N integer greater than 1. The elements 124 can be seen as applying a first multiplication factor N to the signal SI because the signal S5 has in its spectrum a main line at the frequency N.fl.
    From this signal S5, the ILO 104 generates the periodic signal S2 whose frequency spectrum comprises a main line of frequency f2 = (N + i) .fl, with i whole number, playing the role of a bandpass filter applied to the signal S5 and rejecting from the frequency spectrum of this periodic signal the lines other than one of the lines of the signal S5. ILO 104 is used to recover the desired line in the spectrum of signal S5 and generates the periodic signal S2, for example sinusoidal, stable with frequency fl = (N + i) .fl. The "i" corresponds to the multiplication factor provided by the ISO 104.
    Details concerning the operation and production of such a frequency multiplier 122 are given in document WO 2013/079685 A1.
    Whatever the embodiment of the device 100, the adjustment device 102 is advantageously used for the generation of signals whose frequencies belong to the millimeter band, for example between about 20 GHz and 300 GHz. In this case, the value of the frequency f1 is for example between approximately 1 GHz and 10 GHz.
    In the two previously described embodiments, the signal S4 generated at the output of the device 102 corresponds to a feedback signal used to adjust the setting of the free oscillation frequency of the ILO 104 and therefore that of the frequency on which the 'ILO 104 locks. As a variant, it is possible that the signal S4 is not used as a feedback signal but corresponds to a signal providing the user of the device 100 with information on the locking or not of the frequency multiplier on a multiple of the frequency fl. For example, the control circuit 120 can be configured to output a signal S4 whose amplitude has a first value when the injection-locked frequency multiplier is locked on a frequency corresponding to a multiple of the frequency f1, and has a second value, different from the first value, when the injection-locked frequency multiplier is not locked on a frequency corresponding to a multiple of the frequency f1.
    权利要求:
    Claims (12)
    [1" id="c-fr-0001]
    1. Adjustment device (102) configured to adjust the locking of an injection locking frequency multiplier (104, 122), comprising at least:
    - a first input (116) configured to receive a first frequency signal fl intended to be applied as input to the injection-locked frequency multiplier (104, 122), and a second input (114) configured to receive a second signal frequency f2 intended to be delivered at the output of the injection-locked frequency multiplier (104,122);
    - a sub-sampler (112) configured to perform a sub-sampling of the second signal by the first signal;
    - a control circuit (120) configured for:
    • receive as input a third signal obtained at the output of the sub-sampler (112) and corresponding to the second signal sub-sampled by the first signal, then • determine that the frequency multiplier with locking by injection (104, 122) is locked on a frequency equal to a multiple of the frequency fl when the third signal is continuous and the injection-locked frequency multiplier (104, 122) is not locked to a frequency equal to a multiple of the frequency fl when the third signal varies over time, then • output a fourth signal whose value is representative of whether or not the injection-locked frequency multiplier is locked (104,122) on a frequency corresponding to a multiple of the frequency fl.
    [2" id="c-fr-0002]
    2. Device (102) according to claim 1, in which the output of the control circuit (120) is configured to be connected to a control input (110) of the injection-locked frequency multiplier (104, 122), the device (102) being configured to form a feedback loop for locking the injection-locked frequency multiplier (104, 122) to a frequency corresponding to a multiple of the frequency fl.
    [3" id="c-fr-0003]
    3. Device (102) according to one of the preceding claims, in which the control circuit (120) comprises an integrating filter (126) configured to perform high-pass or band-pass filtering of the third signal, the frequency multiplier with injection locking (104, 122) being considered as locked on a frequency corresponding to a multiple of the frequency f1 when the signal obtained by this high-pass or band-pass filtering is substantially zero.
    [4" id="c-fr-0004]
    4. Device (102) according to claim 3, in which the integrating filter (126) is configured to perform band-pass filtering of the third signal with a high cut-off frequency equal to approximately (fl) / 2.
    [5" id="c-fr-0005]
    5. Device (102) according to one of claims 3 and 4, in which the control circuit (120) further comprises a comparator (128) configured to compare an output signal of the integrating filter (126) with a threshold value , and a control system (130) configured to modify or not modify at least one parameter of the injection-locked frequency multiplier as a function of a value of an output signal from the comparator (128).
    [6" id="c-fr-0006]
    6. Frequency multiplication device (100), comprising at least:
    - an injection-locked frequency multiplier (104, 122);
    - An adjustment device (102) according to one of the preceding claims, the second input (114) of which is coupled to an output of the injection-locked frequency multiplier (104,122).
    [7" id="c-fr-0007]
    7. Device (100) according to claim 6, in which the value of the ratio f2 / fl is between approximately 20 and 35.
    [8" id="c-fr-0008]
    8. Device (100) according to one of claims 6 and 7, wherein the injection-locked frequency multiplier (104, 122) comprises at least one injection-locked oscillator, ILO (104).
    [9" id="c-fr-0009]
    9. Device (100) according to claim 8, in which the injection-locked frequency multiplier (122) further comprises a generator (124) of repeating oscillation train periodically configured to receive as input the first signal and to generate as output a fifth signal corresponding to a train of oscillations of frequency substantially equal to N.fl, of duration less than Tl = 1 / fl and repeated periodically at frequency fl, with N integer greater than 1, and whose output is coupled to the input of the ILO (104).
    [10" id="c-fr-0010]
    The device (100) according to claim 8, wherein an ILO injection input (104) is configured to receive the first signal.
    [11" id="c-fr-0011]
    11. Device (100) according to one of claims 8 to 10, in which:
    - an ILO control input (104) is coupled to the output of the control circuit (120);
    - the control circuit (120) is configured to modify the value of the fourth signal until the injection-locked frequency multiplier (104, 122) is locked on a frequency corresponding to a multiple of the frequency f1.
    [12" id="c-fr-0012]
    12. Method for adjusting the locking of an injection locking frequency multiplier (104, 122), comprising at least:
    - generation, by the injection-locked frequency multiplier (104, 122) and from a first frequency signal f1, of a second frequency signal f2;
    - generation of a third signal corresponding to the second signal sub-sampled by the first signal;
    - determining that the injection-locked frequency multiplier (104, 122) is locked on a frequency equal to a multiple of the frequency
    5 fl when the third signal is continuous and the injection-locked frequency multiplier (104, 122) is not locked on a frequency equal to a multiple of the frequency fl when the third signal varies over time. ;
    - generation of a fourth signal whose value is representative of the locking or not of the injection locking frequency multiplier (104, 122)
    10 on a frequency corresponding to a multiple of the frequency fl.
    类似技术:
    公开号 | 公开日 | 专利标题
    EP3624343A1|2020-03-18|Device for adjusting the locking of a frequency multiplier with locking by injection
    EP2137873B1|2014-07-09|Clock extraction device with digital phase lock, requiring no external control
    EP1331729A1|2003-07-30|A predistortion compensated linear amplifier
    FR2865328A1|2005-07-22|RF INTEGRATED CIRCUIT COMPRISING FREQUENCY SYNTHESIZER LITTLE SENSITIVE TO FREQUENCY HITCHING
    EP2494693B1|2013-11-13|Device for generating clock signals for asymmetric comparison of phase errors
    EP2786492B1|2015-11-25|Frequency synthesis device and method
    FR3006131A1|2014-11-28|DEVICE FOR GENERATING STABLE FREQUENCY SIGNALS WITH LOCKED OSCILLATOR BY SWITCHABLE INJECTION
    EP1710916B1|2008-08-27|Phase-locked loop
    EP0798902A1|1997-10-01|Robust phase estimator and regenerator for digital signals affected by phase jitter
    FR2892872A1|2007-05-04|Complex band-pass filter circuit for use in communication system, has phase locked loop outputting control voltage, where voltages received by transconductors track control voltage to provide automatic frequency tuning for filter
    EP1039628A1|2000-09-27|Highly integrated radio frequency transmitter with image rejection, optionally auto-calibrated
    EP2692060A1|2014-02-05|Low phase-noise indirect frequency synthesizer
    EP1133060B1|2005-08-17|Phase locked loop for generating a reference signal having a high spectral purity
    EP2966784B1|2019-04-24|Radiofrequency communication device using a torp signal
    FR3032072A1|2016-07-29|FREQUENCY SYNTHESIS DEVICE WITH RETROACTIVE LOOP
    EP3764546B1|2021-06-30|Frequency synthesis device with feedback loop
    EP2232715B1|2016-09-07|Signal conversion system for sending or receiving a radiofrequency signal
    EP2237423A1|2010-10-06|Frequency synthesizer
    EP3609147B1|2021-03-17|Analogue system for recovering carrier for n-psk signal receiver
    FR2624673A1|1989-06-16|Digitally controlled oscillator, using a switchable element, application to the production of devices for recovering the tempo and phase of a digital signal
    WO2015062663A1|2015-05-07|Driven dual phase lock loop
    Torkzadeh et al.2005|Analysis of jitter peaking and jitter accumulation in re-circulating delay-locked loops
    FR3004035A1|2014-10-03|FREQUENCY SYNTHESIZING DEVICE AND METHOD USING MULTIPLE DIGITAL ANALOG CONVERTERS
    EP0850521A1|1998-07-01|Clock recovery in a synchronous transmission system receiver
    FR2936621A1|2010-04-02|Digital frequency synthesizer for use in radar to deliver direct output signal, has direct digital synthesis unit delivering intermediate signal that serves to elaborate transposition signal, and possessing wide instantaneous frequency band
    同族专利:
    公开号 | 公开日
    EP3624343B1|2021-04-07|
    US20200091922A1|2020-03-19|
    FR3086131B1|2021-06-04|
    EP3624343A1|2020-03-18|
    US10790839B2|2020-09-29|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    CA2395891A1|2002-08-12|2004-02-12|Ralph Dickson Mason|Injection locking using direct digital tuning|
    WO2013079685A1|2011-11-30|2013-06-06|Commissariat à l'énergie atomique et aux énergies alternatives|Frequency synthesis device and method|
    US5339049A|1993-04-22|1994-08-16|Wiltron Company|Ultra low noise frequency divider/multiplier|
    NO324467B1|2006-03-30|2007-10-22|Norspace As|Phase load oscillator|
    FR3023660B1|2014-07-08|2016-08-19|Commissariat Energie Atomique|RADIOFREQUENCY COMMUNICATION DEVICE USING TORP SIGNAL|DE102019208369A1|2019-06-07|2020-12-10|Infineon Technologies Ag|Determination of the synchronization of the output signal of an injection-synchronized oscillator with an injection signal|
    KR20220010378A|2020-07-17|2022-01-25|고려대학교 산학협력단|Dual domain sub sampling phase lock loop|
    法律状态:
    2019-09-30| PLFP| Fee payment|Year of fee payment: 2 |
    2020-03-20| PLSC| Search report ready|Effective date: 20200320 |
    2020-09-30| PLFP| Fee payment|Year of fee payment: 3 |
    2021-09-30| PLFP| Fee payment|Year of fee payment: 4 |
    优先权:
    申请号 | 申请日 | 专利标题
    FR1858325A|FR3086131B1|2018-09-14|2018-09-14|LOCKING ADJUSTMENT OF AN INJECTION LOCKING FREQUENCY MULTIPLIER|FR1858325A| FR3086131B1|2018-09-14|2018-09-14|LOCKING ADJUSTMENT OF AN INJECTION LOCKING FREQUENCY MULTIPLIER|
    US16/570,549| US10790839B2|2018-09-14|2019-09-13|Device for adjusting the locking of an injection locked frequency multiplier|
    EP19197250.4A| EP3624343B1|2018-09-14|2019-09-13|Device for adjusting the locking of a frequency multiplier with locking by injection|
    [返回顶部]